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Abstract –- In a laboratory environment, the practicality and scope of experiments is often constrained by time 
and financial resources. In the digital hardware design arena, the development of programmable logic devices, such 
as field--programmable gate arrays (FPGAs), has greatly enhanced the student’s ability to design and synthesize 
complete systems within a short period of time and at a reasonable cost. Unfortunately, analog circuit design and 
signal processing have not enjoyed similar advances. However, new advances in field--programmable analog arrays 
(FPAAs) have created many new opportunities in analog circuit design and signal processing education. This paper 
will investigate the usefulness of these FPAAs as viable pedagogical tools. It will also explore the new 
methodologies in analog signal processing education that are available when FPAAs are brought into the classroom. 
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I. EDUCATIONAL IMPACT OF CONFIGURABLE ANALOG ICS 
In a laboratory environment, the practicality and scope of experiments is often constrained by time and financial 
resources. In the digital hardware design arena, the development of programmable logic devices, such as field--
programmable gate arrays (FPGAs), has greatly enhanced the student’s ability to design and synthesize complete 
systems within a short period of time and at a reasonable cost. Unfortunately, analog circuit design and signal 
processing have not enjoyed similar advances. Traditional analog technologies are not highly programmable. In an 
academic setting, testbed systems are typically prototyped with discrete components, and larger designs are often 
tested by performing computer simulations only. 
 
Recent advances in analog circuit design have led to a novel class of field--programmable analog arrays (FPAAs) 
[1-4[. These FPAAs are accurately programmable, continuous--time, analog devices that are capable of 
implementing full--scale analog signal processing systems. FPAAs introduce new opportunities to improve analog 
circuit design and signal processing education. By providing students with an easily reconfigurable, general--
purpose analog device, laboratory projects can grow in scope and functionality. Students can use FPAAs to 
implement and test multiple circuit designs within a single laboratory period. In minutes, a single FPAA device can 
be configured to implement several different circuit topologies that can be tested and compared. In addition, modern 
FPAAs can contain analog--to--digital converters that ease the interfacing of analog systems with digital logic 
implemented on FPGAs and/or microcontrollers  
 
New effort in FPAA research and development has created many new opportunities in analog circuit design and 
signal processing education. The devices discussed here are really a class of FPAAs based on the same underlying 
floating--gate technology and not a single commercial product. Several FPAAs of varying sizes, complexities, and 
design have been fabricated. This paper is motivated by a desire to utilize this emerging research within the 
classroom to enhance analog circuit and signal processing education. A number of different FPAA ideas and 
concepts will be mentioned with the hope that discussions within the engineering academic community can 
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contribute to a refined FPAA design that is optimized for use in undergraduate and graduate laboratories. This paper 
will investigate the usefulness of these FPAAs as viable pedagogical tools, and it will also explore the new 
methodologies in analog signal processing education that are available when FPAAs are brought into the classroom. 
II. FIELD-PROGRAMMABLE ANALOG ARRAYS 
Reconfigurable hardware has long been of interest to circuit designers and engineers. In the digital domain, 
programmable logic devices (PLDs) have made a large impact on the development of custom digital chips by 
enabling a designer to try custom designs on easily reconfigurable hardware. Since their conception in the late 1960s 
and early 1970s, PLDs have evolved into today's high-density field--programmable gate arrays (FPGAs) [5-7]. 
Modern FPGAs are widely used in the lab for rapidly prototyping digital hardware as well as in production goods to 
decrease time--to--market and to allow products to be easily upgraded after being deployed. Reconfigurable analog 
hardware, however, progress has been much slower. While early analog integrated circuits (ICs) were often tunable 
with adjustable biases, truly reconfigurable analog circuitry in the form of field--programmable analog arrays 
(FPAAs) did not emerge until the late 1980s [8,9], and commercial offerings did not reach the market until 1996 
[10]. Having been in the marketplace for nearly a decade, current FPAAs offerings have struggled to establish a 
solid market base. They have been plagued by poor performance, small sizes, and a lack of generality/functionality. 
 
Fundamentally, FPAAs include two functions: routing and computation. The routing elements are typically 
networks of switches connected together by signal lines with the network architecture and switch types varying 
dramatically across different FPAAs. The switch networks then connect to the computational elements of the 
system. If there is more than one type of computational element, the computational elements are usually grouped 
together to form a computational analog block (CAB) that is analogous to the computational logic blocks found on 
FPGAs.  Recently, a new class of FPAAs has been introduced that promises increased functionality, a large number 
of computational elements on a single IC, and performance specifications well in excess of that needed in most 
educational laboratories [1,4]. These FPAAs are continuous--time devices that utilize floating--gate transistors as the 
programmable analog element [2]. 
 
Many example CABs can be imagined using this technology. Figure 1b shows one example CAB, whose 
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modern FPGA designs. The computational blocks were carefully selected to provide a sufficiently flexible, generic 
architecture while optimizing certain frequently used signal processing blocks. For generality, three operational 
transconductance amplifiers (OTAs) are included in each CAB. OTAs have already been shown to be effective at 
implementing a large class of systems including amplification, integration, filtering, multiplication, exponentiation, 
modulation, and other linear and non-linear functions [11-14]. In addition, the two FET devices provide the ability 
to perform logarithmic and exponential functions as well as convert back and forth between current and voltage. The 
three capacitors are fixed in value to minimize the size of the CAB and are primarily used on the outputs of the 
OTAs; however, they will be available for any purpose. The variable capacitor and/or current mirror banks found in 
some designs are not needed here, because the use of floating-gate transistors in the OTAs will give the user 
sufficient control in programming the transconductance of the amplifiers [4,12]. Eliminating the capacitor banks 
creates a large savings in the area required for each CAB. 
 
The high--level computational blocks used in this design are a capacitively coupled current conveyor used as a 
bandpass filter module and the 4~x~4 vector--matrix multiplier block. In general, the C
4 module provides a 
straightforward method of sub--banding an incoming signal. This allows Fourier analysis analogous to performing a 
Fast Fourier Transform (FFT) in the digital domain. The vector--matrix multiplier block allows the user to perform a 
matrix transformation on the incoming signals. Together these blocks can be used like a Fourier processor [15,16]. 
In addition, a peak detector is added to each CAB. 
 
III. ENHANCING ANALOG CIRCUIT EDUCATION 
FPAAs are a natural fit in analog circuit courses. The can be used in early circuits courses to provide students with a 
hands--on experience learning measurement techniques, characterizing basic components, and even designing 
simple analog systems. In later courses, FPAAs can be used to experiment with concepts in analog system design, 
integrated circuit (IC) design, and signal processing. With the proper mix of different computational elements with 
each CAB, specialized CABs, and peripheral blocks such as A/D and D/A converters, analog multiplexers, and 
analog shift registers, a single FPAA can be used in a wide variety of courses and experiments.  
 
Basic Circuit Curricula 
Most electrical and computer engineering (ECE) students are attracted to ECE by the possibility of building systems. 
Often students see that signal processing offers the ability to accomplish a wide range of tasks from audio and 
speech processing to video, wireless communications, and more. However, their first circuit courses are something 
between applied math and rote, "plug and chug"--
style instrumentation experiments. In reality, after 
several courses, the student really only knows 
how to make "little wiggles into big wiggles."  
 
Teaching analog design at the undergraduate level 
is still mostly focused on analysis and design 
techniques. Early courses usually emphasize these 
fundamental concepts without giving students the 
motivation (i.e., "the big picture") as to why these 
details are important. Laboratory projects and 
homework assignments often take the form of 
design an audio--style amplifier or analyze five 
different op-amp flavors, and students rarely get 
the opportunity to see larger systems until a senior 
design course or graduate--level courses. While 
these fundamental techniques are extremely 
important and useful, they only give a small 2005 ASEE Southeast Section Conference 
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perspective of the analog circuit world. It seems more beneficial to students to teach these approaches within a 
broader context showing students a wide range of circuits and systems, which can motivate the necessity for 
learning the circuit design details. 
 
 
FPAAs can be the tool to enable this broader system approach to basic circuit curricula. FPAAs for these courses 
could be fairly small (8--16 CABs). Initial labs could step students through basic data acquisition techniques using 
an FPAA that has been pre-configured by the instructor. (A sample characterization acquisition is shown in Fig. 2. 
Students can be introduced to basic transistor I--V characteristics, basic switch effects, and the first several circuits 
typical in these courses. With the addition of A/D and D/A converters on the FPAA, computer analysis and 
acquisition can be made easier for the early courses.  Of course, standard bench instruments (voltage meters, 
ammeters, oscilloscopes) can also be used with the analog input and output pins. 
 
 
Later laboratories will continue to make greater use the FPAAs, potentially in combination with FPGAs and/or 
digital processors. For example, when analog filtering is discussed simple RC filters can be compared to more 
complicated filter topologies synthesized on the FPAA. The instructor can download several different filter designs 
(showing varying topologies and filter orders) to a single FPAA and quickly illustrate the differences through both 
quantitative measurements and qualitative demonstrations (i.e., connect a portable CD player or computer’s sound 
card output to an input on the FPAA and an amplified speaker on an output). Figure 3 illustrates several example 
low--order filter designs that could be implemented on the FPAA.  Biases on FPAA are programmed to adjust the 
corner frequencies and Q-peak of the different filters.  The system also has enough flexibility to implement a graphic 
equalizer. Since the implementation is done on the FPAA, students should have plenty of time to experiment with 
system parameters and explore the effects of varying different biases, corner frequencies, Q peaks, etc.  These 
approaches offer a wide range of possibilities for design courses, particularly towards problems interfacing sensors 
to signal processing or control applications, by encouraging mixed mode design due to improved accessibility of 
analog components without many of the difficulties required for analog design.    
Integrated Circuit Curricula 
FPAA chips are important for training students specializing in analog circuit design at the Integrated Circuit (IC) 
level.  The demand for analog IC engineers continues to increase, at the same time that teaching this material 
becomes increasingly more complex, therefore the number of graduates is not increasing significantly.  Further, 2005 ASEE Southeast Section Conference 
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courses based only on computer tools leave most students without basic IC fundamentals, and therefore most of the 
student’s training occurs on the job.   Typically an analog IC engineer is considered trained only after a mentorship 
of two to four years.  The addition of having students test ICs fabricated ahead of time for a class, as well as 
participating in design projects directed towards fabricating the IC, have shown positive results at Georgia Institute 
of Technology towards developing student intuition for analog integrated circuits.  Intuition is the first step towards 
analog IC design, but still stops short of preparing students for creative IC design.   
 
We see the need for students to be involved in creative IC design projects that can be started and completed in a 
single semester, starting from the first analog IC course. The combination of a large-scale FPAA IC, with an 
accompanying development board, would be a free-standing platform for students to design, develop, and 
experimentally test IC circuits without any additional equipment; of course, bench instruments can be added to 
enhance the measurement experience where desired. This approach enables rapid prototyping of analog IC circuits, 
and therefore, the resulting student intuition and creativity, in a fairly low-cost solution to the student and/or class. 
Having a chip where the devices are very flexible, but with some constraints, allows the students to get an 
appreciation for key concepts in design even when considering the design of a custom analog IC.  
 
A basic large-scale FPAA IC with a mixture of granularities allows for a range of design experiences, from single 
device behaviors to complex analog system circuits.   When available, a 16 CAB FPAA composed of 4 CABs of 
transistor elements, such as nFETs, pFETs, capacitors, and floating-gate transistors, and 12 CABs with higher 
granularity elements, like amplifiers and filters, would be applicable for most designs typical in a first or second 
semester IC course.   These elements would be integrated with configurable Digital-to-Analog Converters (DAC) 
and Analog-to-Digital Converters (ADC).  Since we have a sizable chip with a wide range of devices, the students 
will get a clearer understanding of mismatch effects, as well as how to place devices to improve matching, and the 
effects of added parasitic capacitances due to the multiple paths through routing matrices. Enabling easier access to 
these IC design techniques empowers students to study these concepts earlier in their engineering curriculum. This 
approach will enable the use of these solutions in a wide range of commercial applications, both in prototyping and 
in volume production, driving up the demand for more engineers capable of using this technology, resulting in 
earlier and earlier introduction of these concepts into the engineering curriculum similar to the current early 
introduction of FPGAs.  
  
IV. ENHANCING ANALOG SIGNAL PROCESSING EDUCATION 
Embedded Systems Curricula 
The field of embedded systems is an increasing popular area of study for students and an area of focus for educators 
[17-19].  Courses are emerging that focus on designing low--power systems that can contain reconfigurable 
hardware (FPGAs), embedded processors / software, digital signal processors, wireless communication, and an array 
of sensors. Pedagogically, these courses allow students to explore the trade--offs between different design modalities 
(i.e., hardware versus software, digital versus analog circuitry, dedicated versus reconfigurable hardware, etc.) and 
investigate an optimal solution given a set of constraints placed on the system (i.e., physical size, battery life, cost, 
limited memory capacity, etc.).  
 
Analog circuitry is usually limited to the input and output sensors in typical embedded systems with analog--to--
digital (A/D) converters and digital--to--analog (D/A) converters placed as close to the sensors as possible leaving 
the majority of the system completely digital. This is understandable given the reprogrammable nature of digital 
technologies and ease of design. However, with the appropriate CAD tools, FPAAs can bring these same advantages 
to analog circuit design. Adding analog circuitry (in the form of an FPAA) on the front--end of embedded systems 
can provide some significant advantages, particularly when power is a driving concern. 
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With the class of FPAAs introduced here, one can imagine implementing programmable filters, frequency 
decomposition, smoothing (and other signal conditioning), thesholding, peak detection, and more in the FPAA. With 
the addition of on--chip A/D converters, the FPAA can be thought of as a "smart A/D." This term implies the 
FPAAs extensive computational capability in addition to traditional data conversion functionality. There is another 
subtlety at play in a smart A/D converter. By adding computational effort in the analog domain, the amount of data 
that needs to be converted may be drastically reduced thus requiring a simpler, smaller, slower, lower power A/D 
converter in the system. 
 
Embedded systems curriculum is often multi-disciplinary and can include students from electrical engineering, 
computer engineering, mechanical engineering, and computer science. In this environment, traditional analog 
circuitry is often shied away unless well understood by a particular student. However, FPAAs (with the proper CAD 
tools) can lower the learning barrier for analog design. Graphical software can allow students to configure the FPAA 
by connecting high--level functional blocks together and specifying design parameters such as cut--off frequency, Q 
peak, decay constants, etc. The low--level details of system implementation are thus abstracted away from the user. 
Analog CAD tools are still quite rudimentary, but research is currently under way to provide tools equivalent to 
those used to configure digital FPGAs. 
 
Neuromorphic VLSI Curricula 
The origins of Neuromorphic Engineering began as a class, and then a series of classes, taught at Caltech in 1980’s 
and 1990’s, utilizing IC physics and circuit design as the bridge between neurobiology, mathematics, and 
engineering.  In particular, neuromorphic engineering uses inspiration from the neural computations in analog IC 
design at various modeling levels, resulting in unique engineered systems and sometimes resulting in insights back 
to the neurobiological systems. Much of the current work in CMOS imagers (i.e. cameras), hearing aids, and 
cochlear implants has been affected by these approaches [20]. 
 
One would expect that benefits of using FPAAs in teaching analog IC design would apply towards teaching 
neuromorphic engineering concepts, but requiring accessibility to a wider audience, including a range of engineers, 2005 ASEE Southeast Section Conference 
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neuroscientists, and mathematicians.   Unlike typical analog IC design classes, where the circuit to be designed is 
known and its parameters specified, a neuromorphic design process includes often the design of several ICs to be 
tested to understand device / circuit / basic system concepts.  Because many of these concepts are hard to simulate or 
often not modeled by simulation tools, students typically fabricate several ICs, resulting in substantial time for each 
iteration due to IC fabrication times (approximately 3 months).   A related issue is the amount of time and effort 
required for training students to be proficient at IC layout and to be skilled at building custom test setups to show 
system functionality.   
 
Large-scale FPAA elements drastically reduces the learning and development time for designing these systems, even 
if the system eventually goes to a custom IC.  An FPAA with 64 to 128 CABs, similar to CABs reported in [1], with 
ADCs, DACs, and on-chip current measurement for instrumentation as well as some specialized blocks to assist 
would be sufficient to investigate most current neuromorphic engineering topics at a fraction of the time.  One could 
further expand this concept to include specialized blocks including a reconfigurable set of biological channels [21-
23], front-end cochlea models, on-chip sensors (e.g. pixel arrays for vision applications), and specialized digital 
interfaces, like Address Event Representation (AER) of neuron action potentials.  
Cooperative Analog/Digital Signal Processing 
 
Today’s mobile computing environment has placed increased demands on low--power signal processing systems. 
This has created a renewed interest in analog signal processing functions. Cooperative Analog/Digital Signal 
Processing (CADSP) is a combined research and educational initiative aimed at investigating the partitioning of 
signal processing systems between the analog and digital domains. Most current signal processing systems that 
generate digital output place the ADC as close to the analog input signal as possible to take advantage of the 
computational flexibility available in digital processors (see Fig. 4). However, the development of large--scale 
FPAAs---and the CAD tools needed for their ease of use---would allow engineers the option of performing some of 
the computations in reconfigurable analog hardware prior to the ADC, resulting in both a simpler ADC and a 
substantially reduced computational 
load on the digital processors that 
follow. By leveraging the power 
efficiencies found in some analog 
circuitry, some analog signal 
processing systems have been shown 
to achieve as much as five orders of 
magnitude over typical DSP 
microprocessor implementations [24-
26].   
 
CADSP can provide an intriguing and 
valuable study for upper--divisional 
and graduate--level courses. As shown 
in Table I, a number of important 
signal processing systems and 
functions can be implemented in 
analog using FPAAs [1]. 
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